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     This paper explains the hidden positive feedback in the two-stage fully 
differential amplifier through external feedback resistors, and possible DC latch-
up during the amplifier start-up. The biasing current selection among the cascode 
branches have been explained intuitively, With reference to previous literature. 
To avoid the latch-up problem irrespective of the transistor bias currents a novel, 
hysteresis based start-up circuit is proposed. An 87dB, 250MHz unity gain 
bandwidth amplifier has been developed in 65nm CMOS Technology and post-
layout simulations demonstrate no start-up failures out of 1000 Monte-Carlo (6-
Sigma) simulations. The circuit draws 126uA from a 1.2V supply and occupies 
the 2184um2 area. 
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1. Introduction: Over the years, CMOS technology scaling down 
processes have followed Moore’s law, which predicts the number of 
transistors per unit area doubles every two years, resulting in 
approximately 30% reduction in the transistor length. Positive 
consequences of this scaling include significantly decreased chip size, 
increase in circuit speed, and a reduction in power requirements [1]. 
Due to the reduced device dimensions, the drain to source electric field 
will increase, which causes carrier velocity saturation and eventually, 
electron mobility (µn) degradation. To maintain the internal electric 
field at a constant level, device engineers have opted to decrease the 
power supply voltage (Vdd), but the transistor threshold voltage is not 
similarly decreased due to digital leakage power limits. Digital design 
benefit from this scaling to a great extent due to lower Vdd, because the 
switching power can be expressed as CVdd2f, where C is the switching 
capacitance and f is the operating frequency. It is clear from this that 
power dissipation will decrease with Vdd. Unfortunately, downscaling 
negatively impacts analogue circuits in many ways. For example, the 
available Vds for every transistor in a transistor stack is decreased, as 
well as its output impedance. This leads to low DC voltage gain and 
degraded output noise, therefore requiring a multi-stage amplifier to 
meet a specific DC gain target [2]. Cascode opamps are the only 
solution to achieve a high DC gain in scaled CMOS technology, due to 
their high output impedance. Telescopic and Folded cascode opamps 
are popular architectures in the literature, and both have advantages and 
disadvantages. The output voltage swing is limited by the input 
common mode voltage in a telescopic cascode opamp, whereas a folded 
cascode opamp can support higher voltage swings at the output, 
independent of input common mode voltage, but at the expense of 
higher power disspation and increased noise levels. Because of the 
increased use of digital circuitry, switching noise has been increased 
dramatically. This will affect the analogue circuit signal to noise ratio 
(SNR) and the sensitivity of the circuits will be compromised. Hence 
there is a need for fully differential circuits, which have several 
advantages in comparison to single-ended, such as: immunity to 
common-mode noise, double swing for a given power supply voltage 
(6dB increase in dynamic range) and reduced even-harmonics at the 
output. 
 The rest of the paper has been organized as follows. Section 2 
describes the multiple feedbacks involved in two-stage folded cascode 
opamps and the DC latch-up problem, section 3 describes a proposed 
solution to make the amplifier robust against latch-up problems, and 
finally, section 4 describes the prototype simulation results and 
summarizes the paper. 
 
2. Two-stage folded Cascode amplifier: Fig. 1 shows a conventional 
fully differential inverting amplifier, which gain set by the ratio of 
resistors R1 and R2. This circuit has two negative feedback loops. The 
feedback resistor R2 is connected such that there will be negative 
feedback around the opamp for the differential mode signal of the 
opamp [3].  Fig. 2 (a) shows the internal implementation details of the 
opamp. Transistors M1 to M7 form the first stage, M8 to M9 form the 
second stage, and Rcm and OA1 form the common mode feedback 
(CMFB) network. Fig. 2(b) depicts the Cascode bias generation scheme 
for the folded cascode opamp shown in fig. 2(a). Gate potentials of M3 
and M9 are same, but to reduce the complexity we shown as two 
different terminals. 
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Fig. 1 Inverting Amplifier 
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Fig. 2 (a) Folded Cascode Fully Differential Amplifier 
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Fig. 2 (b) Bias voltage generation for Fig. 2(a) 
 
To illustrate the common mode feedback path, a common mode 
equivalent circuit of Fig. 2 has been shown in Fig. 3. The first and 
second stages act as inverting stages, so the feedback through external 
resistors is positive, which could be considered an external feedback 
loop. Though positive feedback is risky and undesirable, it can't be 
avoided here because the feedback resistors (R1,R2) are connected in 
such a way that there will always be negative feedback and as a by-
product of this connection an internal common-mode feedback through 
Rcm to OA1 forms positive feedback. To have a stable DC operating 
point, internal feedback should always be stronger than the external 
feedback loop, otherwise, outputs may latch onto the rails. External 
positive feedback loop gain can be expressed, as shown in equation (1). 
                                 𝐿𝐿𝐿𝐿𝑒𝑒𝑒𝑒𝑒𝑒 = 𝐴𝐴1𝐴𝐴2 𝑅𝑅1𝑅𝑅1+𝑅𝑅2                                      (1)       
Where A1 is first stage gain, expressed as: 
𝑔𝑔𝑚𝑚1
1+𝑔𝑔𝑚𝑚2𝑟𝑟01
𝐿𝐿𝑚𝑚5𝑟𝑟05𝑟𝑟06~ 𝑔𝑔𝑚𝑚1𝑔𝑔𝑚𝑚5𝑟𝑟05𝑟𝑟06𝑔𝑔𝑚𝑚2𝑟𝑟01  
Where A2 is second stage gain expressed as:  𝐿𝐿𝑚𝑚8𝑟𝑟09 
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Where gm and ro are the transconductances, output-impedance of the 
respective transistor. Internal negative feedback CMFB loop-gain can 
be expressed, as shown in equation (2). 
 
                          𝐿𝐿𝐿𝐿𝑖𝑖𝑖𝑖𝑒𝑒 = 𝐿𝐿𝑚𝑚7𝐿𝐿𝑚𝑚5𝑟𝑟05𝑟𝑟07𝐿𝐿𝑚𝑚8𝑟𝑟08𝐴𝐴𝐶𝐶𝐶𝐶                      (2) 
 
Where 𝐴𝐴𝐶𝐶𝐶𝐶 is the gain of CMFB of OA1. To ensure a stable DC common 
mode operating point, the positive feedback loop gain should be smaller 
than the negative feedback loop gain for all frequencies of interest (𝐿𝐿𝐿𝐿𝑒𝑒𝑒𝑒𝑒𝑒 ≪
𝐿𝐿𝐿𝐿𝑖𝑖𝑖𝑖𝑒𝑒). In both equations (1) & (2), the 2nd stage gain ( 
𝐿𝐿𝑚𝑚8𝑟𝑟09) is common so as to have a stable operating point, which is always 
needed to make sure the first stage common mode gain is always smaller 
than the CMFB opamp gain. This is relatively easy to achieve because the 
first stage common mode gain is very low due to the degeneration effects of 
the tail transistor M1. To simplify the frequency compensation of the CMFB 
loop, general practices are to split the load cascode device into two devices 
(M6, M7), where M6 is driven by the constant bias, and only M7 provides the 
loop gain, hence the common mode loop gain is decreased according to the 
ratio of M6, M7 dimensions [4]. Although this simplifies the frequency 
compensation, it weakens the negative feedback through internal CMFB 
loop, hence M7 can’t be too small, in respect to its aspect ratio (W/L). 
Ideally, it should be small enough to improve the phase margin, but large 
enough to provide enough loop gain.  
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Fig. 3 Common Mode equivalent circuit of the amplifier 
 
3. DC Latch-up Problem: The distribution of current amongst the 
opamp branches will determine many important parameters of the 
folded cascode opamp. The input differential pair small-signal trans-
conductance (gm) will decide the unity gain bandwidth of the opamp as 
given in (3), hence the tail current IT will be fixed for a specific 
application. To make the first non-dominant pole frequency high 
enough to maintain a good phase margin, the minimum current IBP is 
chosen to save power in the Cascode load transistors M3, M4, M5.  
 
ω𝑢𝑢 = 𝑅𝑅1𝑅𝑅1+𝑅𝑅2 1𝐶𝐶𝐿𝐿 �𝐼𝐼𝑇𝑇µ𝑖𝑖𝐶𝐶𝑜𝑜𝑒𝑒 𝑊𝑊𝐿𝐿                 (3) 
 
This choice will not work to satisfy all the opamp requirements (Unity 
gain bandwidth, noise). The slewing process in a folded cascode is 
slightly more complicated than in other opamp architectures as 
explained next. The relationship between the branch currents is shown 
in equation (4). 
𝐼𝐼𝐶𝐶𝐶𝐶 + 𝐼𝐼𝐵𝐵𝐵𝐵 = 𝐼𝐼𝐵𝐵𝐵𝐵 + 𝐼𝐼𝑇𝑇2                      (4) 
 
If a large differential voltage is applied at the input of the opamp, the 
total tail current is steered towards M2, and M2* (Fig. 2a) will carry no 
current, hence M5 current decreases to ICM+IBM-IT from ICM+IBM-(IT/2). 
If ICM+IBM>=IT then M5 will carry finite current and the slew rate is 
given by IT/CC. An interesting consideration of the slew rate discussion 
would be observing what will happen if ICM+IBM<IT. In such a case, M5 
would turn off and M2 current would be ICM+IBM, hence M2* would also 
carry current to satisfy KCL at the source of M2. This is contrary to the 
general belief that during slewing one of a differential pair’s transistors 
would turn off. In this case the slew rate is limited by IBP, because M5 
would turn off and the slew rate would be given by IBP/CC, which is a 
low power option. In this case IBP is smaller, but at the cost of large 
transient voltage dip at the node. There is a general tendency to set the 
currents in all branches to the same value, so that the slew rate is always 
decided by the tail current. This is especially important in switched 
capacitor amplifiers. 
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Fig. 4 Node X voltage start-up problem 
 
Sometimes during start-up, or if there is any large transient 
dip in the power supply, node x (M5 source) may become stuck at 
ground potential, and the input common mode stuck at Vdd. In this case, 
differential pairs turn off and there is no charging current to pull node x 
to the desired potential. The design should always make sure to have 
IBP>IBN, such there would be a pull-up current into node x. According to 
equation (4), if IBP>IBN, then 2ICM>IT would mean that CMFB should 
always control a current greater than half of the tail current. This is a 
very important conclusion for robust operation [4]. To demonstrate the 
problem, a folded cascode opamp was designed and initialized node x 
(Fig. 2) to 0V and the power supply voltage was stepped up to 1.2V. 
Fig. 4 depicts the simulation results. Case-2 is when the above condition 
violated by reducing the current, and clearly shows node x stuck at 
ground potential, making the opamp non-functional. Sometimes a 
spurious leakage of the cascode transistors, high-temperature effects, or 
even power supply ramp could bring the circuit out of the DC latch 
problem, but it is not safe to rely on these kinds of uncontrollable events 
[5]. Case-1 is corresponding to when the condition is met and node x 
moves towards the operating point (350mV in this case). Unfortunately, 
this condition can’t always be met, or it would be easily violated when 
there is some process mismatch in the transistors. Fig. 5 shows the 
Monte-Carlo simulation results, out of 1000 simulations, 27 have been 
failed to start the opamp even though the condition met (IBP>IBN) 
because of process mismatch introduced by Monte-Carlo. One potential 
solution could be using the combination of an NMOS and PMOS input 
differential pair, often called a rail to rail opamp [4] to avoid the latch-
up state at the cost additional power. Rail to rail amplifiers are prone to 
stability issues because the gain of the opamp is a function of the input 
common mode voltage. At a lower common mode voltage, only the 
PMOS input pair is active and for higher common mode voltage, the 
NMOS differential pair is active. At the mid rail common mode voltage 
both nmos and pmos differential pairs are active, which will result in 
higher loop-gain, hence prone to stability problems. Several new folded 
cascode opamps have proposed in the literature [6-11] with enhanced 
DC gain and bandwidth, but none of them discussed or addressed the 
latch-up issue explained above. Next section describes the proposed 
technique to address the latch-up issue. 
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Fig. 5 MC sim showing Start-up failures (27 failures out of 1000 runs) 
 
3. Proposed Solution: Rather than relying on design constraints [4], 
which are sensitive to device mismatch and use additional power, or 
utilising the rail to rail opamp which could give stability problems, a 
start-up assisted folded cascode would improve the robustness of the 
system and would solve the latch-up problem. When node x (Fig. 2) is 
stuck at very low voltage due to the problems mentioned in the section 
2, a start-up circuit that senses this and pumps some current into it to 
assist its voltage ramping towards the operating point would solve the 
problem. Previously proposed start-up circuits operate on voltage 
comparison. The present proposal is purely based on current 
comparison, which makes design robust against PVT corners [12]. Fig. 
6 shows the proposed start-up circuit, which relies on the current 
comparison principle. M7 gate connected to the node x in the folded 
Cascode (Fig. 1), and M2 is biased from a diode connected constant 
current transistor. When node x (Fig. 6) is stuck at ground potential M7 
current is zero, hence node c potential would rise to that of the supply. 
Because M2 is a saturation region biased transistor with a finite VGS to 
support zero current, its Vds should be zero. Node z (Fig. 6) potential 
would reach very close to the ground because the M3, M4 combination 
is an inverter and transistor M5, M6 current would increase and pump 
current into node x (Fig. 6). Note that it seems like M6 current flowing 
into an open circuit in Fig. 6. However, when it is connected to the main 
folded cascode opamp it would dump the current into the cascade 
transistors (M6, M7 in Fig. 3). The size of M7 designed such that node C 
would reach ground potential, when the circuit moved out of the latch-
up state (node x is settled to an appropriate potential), the start-up 
transistors M5, M6 will be turned off to save power. The inverter formed 
by M3 and M4 needs to behave like a comparator with a threshold closer 
to the supply so that when the potential of node C decreases to slightly 
less than VDD, the inverter would turn off both M5 and M6. This was 
achieved by making transistor M3 wider (connecting several in parallel) 
and transistor M4 longer (several in series). 
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Fig. 6 Start-up circuit with Hysteresis 
 
The start-up circuit’s literature does not include any discussion 
regarding the inclusion of hysteresis [12][14]. Whenever there is 
leakage from devices (in modern technologies) start-up circuits could 
also be stuck at a potential depending on the leakage level. Hysteresis 
puts devices that are supposed to turn off into hard off mode, and vice 
versa.  In Fig. 6, M5 provides hysteresis and M6 enables the start-up 
action by injecting current into the amplifier. When M6 is required to 
pump current, M5 acts as a pull-down node of voltage C such that M6 is 
in hard on mode.  
 
4. Results: A folded Cascode fully differential amplifier was designed 
using 65nm CMOS technology. To evaluate the start-up circuit 
functionality, in Fig. 6 the gate connection of M7 and M6 was broken 
and driven by the M7 gate with a voltage source which terminated M6 
with a voltage source current. By sweeping the M7 gate voltage, M6 
drain current was plotted in Fig. 7. It shows that the M7 gate potential is 
close to the ground, M6 is pumping 140uA into the amplifier (precisely 
into node x), which helps its start-up. As soon as the M7 gate potential 
rises above 20mV, M6 current drops, almost reaching ~21nA. 
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Fig. 7 Start-up Circuit Characteristics 
 
A fully differential amplifier was simulated to check whether 
it still had a start-up issues. Fig. 8 shows the node x voltage histograms, 
reveals that node x voltage is not stuck near ground potential, hence no 
latch-up issue in 1000 runs. The node x voltage is close to 350mV 
(CMFB reference has been adjusted to make it 350mV) with a sigma of 
13mV. Fig. 9 shows the open loop frequency response of the amplifier, 
and depicts an 88dB low-frequency voltage gain with a 250MHz unity 
gain bandwidth. Proposed amplifier has been configured in unity gain 
mode (R1=R2=10KΩ in Fig.1) to evaluate the large signal performance. 
Fig. 10 shows the step response for 100mV peak-peak single-ended 
input, as it is clear from the waveform, step response is settling without 
having any severe ringing because of well compensated loop with 620 
phase-margin. The outputs (ON,OP) are having ~100mV amplitude 
with a common mode 600mV. Fig. 11 shows the total circuit layout, 
which occupies 2184um2 of silicon area. The differential pair was laid 
out with a common centroid pattern to minimize the input referred 
offset. Current mirrors were laid out with a interdigitating pattern to 
minimize the current mismatch. Common-Centroid and inter-digitation 
techniques have been used in the layout to minimize the input referred 
offset. Differential-pair and cascode transistors sizes have been decided 
using gm/id methodology [13] and mismatch guidelines [15].  
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Fig. 8 Histogram of Node X voltage 
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Fig. 9 Open Loop frequency response 
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Fig. 10 Step response of the Proposed amplifier in inverting configuration. 
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Fig. 11 Layout of the Proposed Solution 
 
Table 1 Transistor sizes. 
 
Transistors 
Folded Cascode Start-up circuit 
Component 
Name 
W/L 
(um/um) 
Component 
Name 
W/L 
(um/um) 
M1 72/3 M1 1/4 
M2 36/3 M2 1/4 
M3 52/2.6 M3 3/.4 
M4 40/2.6 M4 1/6 
M5 28/3 M5 1/6 
M6 20/3 M6 1/6 
M7 26/3 M7 2/4 
M8 14/1.2 M8 1/4 
M9 10/1   
 
Table II Performance comparison 
 
Parameter This 
Work 
[4] [10] [11] 
Supply Voltage 
(V) 
1.2 3.3 1.2 1.5 
Power (μW) 151 342 295 569 
Technology (nm) 65 500 130 130 
DC Gain(dB) 87 76 74 90 
Bandwidth(MHz) 250 100 173 475 
Start-up Circuit Yes No No No 
Latch up Problem No No Yes Yes 
 
Table -I shows the transistor sizes used in the design. Table-
II shows the performance comparison of the proposed design with the 
recently published folded Cascode opamps. Table-II reveals that the 
present design is the only design which used start-up circuit to bring the 
circuit out of latch-up issue, whereas [4] also has no latch-up issue but 
it’s power consumption is higher. 
 
Conclusion: A hidden positive feedback and subtle start-up issues in a 
fully differential folded cascode has been discussed. This start-up issue 
could affect reliability of the circuit in the mass production. Many of the 
previous implementations hasn’t considered this and some researchers 
addressed this issued by increasing the power dissipation. In this paper a 
start-up circuit has been added to the opamp to improve robustness 
without increasing power consumption. A Monte Carlo simulation 
performed to demonstrate the start-up failures, without start-up circuit 
shows 27 runs were not starting out of 1000 runs, whereas with the 
proposed solution had no failures from the same number of runs. 
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